Specialisation_digitale.gif

Family TTL   Stitching TTL Family C.MOS
Stitching C.MOS     
Return to the synopsis To contact the author Low of page

Created it, 06/09/09

Update it, 06/09/10

N° Visitors  

apasrule.gif

Reception

SYNOPSIS : BOOK DATED TTL

In this synopsis “book Dated” what means in French catalogs, we will present to you the logical circuits most employed.

1. - CIRCUITS FREQUENTLY MET IN THE INDUSTRIAL ASSEMBLIES

Bipolar technologies and MOS until now are used in the industrial circuits.

That it is for maintenance or the realization, it is important to know not only technology, but also the inventory of the circuits with their function.

Each manufacturer uses codes which it prints on the cases in order to be able to identify them. Still these codes should be known.

It is the role of figures 1 and 2 which give the significance of the codes of name of logical circuits TTL and C-MOS.

Code_des_circuits_de_logique.GIF

The two paragraphs which follow respectively provide the functions and the stitching of logical circuits TTL (bipolar) whereas the two last pursue the same goals but in technology C.MOS.

HIGH OF PAGE 1. 1. - INVENTORY OF THE CIRCUITS OF LOGIC : FAMILY TTL

To know certain stitchings or their connections of the integrated circuits, it is enough to pass your pointer on the bonds hereafter:

7400 N Quadruple door NOT - AND at 2 entries
7401 N Quadruple door NOT - AND at 2 entries with open collector
7402 N Quadruple door NOT - OR at 2 entries
7403 N Quadruple door NOT - AND at 2 entries with open collector
7404 N 6 reversers
7405 N 6 reversers with open collector
7406 N 6 stages of attack reverser to open collector for 40 my
7407 N 6 stages of attack to open collector for 40 my
7408 N Quadruple door AND at 2 entries
7409 N Quadruple door AND at 2 entries with open collector
7410 N Triple carries NOT - AND at 3 entries
7411 N Triple carries AND to 3 entry
7412 N Triple carries NOT - AND at 3 entries with open collector 
7413 N Double door NOT - AND at 4 entries
7414 N 6 reversers trigger
7416 N 6 reversers of powers to open collector
7417 N 6 stages of attack to open collector for 40 my
7420 N Double door NOT - AND at 4 entries
7422 N Double door NOT - AND at 4 entries with open collector
7423 N Double door NOT - OR at 4 entries expansible and strobe
7425 N Double door NOT - OR at 4 entries and strobe
7426 N Quadruple door NOT - AND with 2 entries - High voltage
7427 N Triple carries NOT - OR at 3 entries
7428 N Quadruple NOR door at 2 entries
7430 N Carry NOT - AND at 8 entries
7432 N Quadruple door OR at 2 entries
7437 N Quadruple door NOT - AND of power at 2 entries
7438 N Quadruple door NOT - AND of power at 2 entries and open collector
7440 N Double door NOT - AND of power at 4 entries
7442 N Decimal decoder BCD
7443 N Decoder excesses of 3 - decimal
7444 N Decoder excesses of 3 Gray - decimal
7445 N Decimal decoder BCD with open collector for 80 my and 30 V or 15 V
7446 AN Decoder BCD 7 segments with open collector with 30 V/20 my
7447 AN Decoder BCD 7 segments with open collector with 30 V/20 my
7448 N Decoder BCD 7 segments
7450 N Double door AND/OR - NOT to 2 X 2 entries
7451 N Double door reverser AND/OR - NOT to 2 X 2 entries
7453 N Carry reverser AND/OR - NOT to 4 X 2 entries expansible
7454 N Carry reverser AND/OR - NOT to 4 X 2 entries
7460 N Double door of multiplication at 4 entries
7470 N Flip-flop JK to 2 X 3 entries
7472 N Main flip-flop slave with 2 X 3 entries
7473 N Main flip-flop slave with entry reset
7474 N Double Flip-flop D synchronous
7475 N Quadruple Flip-flop D asynchronous
7476 N Double main Flip-flop JK slave with entries set and reset
7480 N Full adder with 1 bit
7481 N Memory with 16 bits writing/reading
7482 N Full adder with 2 bits
7483 AN Full adder with 4 bits
7484 AN Memory with 16 bits writing/reading at 2 entries of writing and reading
7485 N Binary comparator with 4 bits
7486 N Quadruple door OR Exclusive
7489 N Memory with 64 bits writing/reading with open collector
7490 AN Decimal scaler
7491 AN Register with shift with 8 bits series
7492 N Divider by 12
7493 N Binary counter
7494 N Register with shift 4 bits at parallel entry
7495 AN Register with shift 4 bits entered and 4 parallel ports 
7496 N Register with parallel shift 5 bits
7497 N Divider of synchronous binary frequency programmable 6 bits
74100 N Octo-Flip-failure D
74107 N Double main Flip-flop JK slave with entry reset
74110 N Main flip-flop JK slave with blocking of entry
74111 N Double main Flip-flop JK slave with blocking of entry
74118 N Sixfold Flip-flop RS at common entry of reset
74120 N Double synchronization of impulses
74121 N Monostable
74122 N Monostable redéclenchable at entry reset
74123 N Double monostable redéclenchable at entry reset
74125 N 4 doors YES at exits 3 states
74132 N Quadruple Trigger de Schmitt NOT - AND at 2 entries
74141 AN Decimal decoder BCD for tubes of posting
74142 N Decimal scaler and ordering of NIXIE
74145 N Decimal decoder BCD with open collector for 80 my and 30 V or 15 V
74148 N 8 To 3 Line Priority Encoder
74150 N Selector of data 16 bits/multiplexer
74151 N Selector of data 8 bits/multiplexer
74153 N Double selector of data 4 bits/multiplexer
74154 N Binary decoder 4 bits/demultiplexer
74155 N Double binary decoder 2 bits/demultiplexer
74156 N Double binary decoder 2 bits/demultiplexer
74157 N Quadruple selector of information 2 bits/multiplexer
74160 N Synchronous decimal scaler at entry of set and reset
74161 N Synchronous decimal scaler at entry of set and reset
74162 N Synchronous binary counter 4 bits at entry of set and reset
74163 N Synchronous binary counter 4 bits at entry of set and reset
74164 N Register with shift 8 bits at parallel port
74165 N Register shift 8 bits at parallel entry
74166 N Register with synchronous shift 8 bits at parallel entry
74167 N Divider of frequencies, decimal
74170 N Memory with 16 bits writing/reading with words to 4 bits
74174 N Sixfold Flip-flop D at entry of reset
74175 N Quadruple Flip-flop D synchronous
74180 N Parity check 8 bits
74181 N Arithmetic logical unit 4 bits
74184 N Binary converter BCD 6 bits
74185 AN Binary converter BCD 6 bits
74190 N Reversible decimal scaler for synchronous counting chain
74191 N Reversible binary counter for synchronous counting chain
74192 N Meter decimal discounting machine with set and reset
74193 N Binary meter discounting machine with set and reset
74194 N Register with synchronous 4 bits right-hand side/left parallel shift
74195 N Register with synchronous shift parallel 4 bits with entry JK
74196 N Decimal scaler 50 MHz with entry of set and reset
74197 N Binary counter 50 MHz with entry of set and reset
74198 N Register with synchronous shift 8 bits at entry and port parallel
74199 N Register with synchronous shift 8 bits parallel at entry JK
74LS241 Driver of bus not reverser
74LS242 Quad drunk transceiver inverting
74LS243 4 transcoders not reverser 3 states
81LS95 74795 : Octal Buffer with Three-State Outputs (74LS795 is equivalent to 81LS95)
81LS97 74797 : Octal Buffer with Three-State Outputs (74LS797 is equivalent to 81LS97)

HIGH OF PAGE 1. 2. - STITCHING OF THE CIRCUITS OF LOGIC : FAMILY TTL

7400_7403_7437.GIF7401.GIF

7404_7405_7406_7416.GIF7407.GIF

7402.GIF7408_7409.GIF

7410_7412.GIF7411.GIF

7413.GIF7414.GIF

7420_7440.GIF7432.GIF

7417.GIF7422.GIF

7445.GIF7447.GIF

7430.GIF7470.GIF

7472.GIF7473.GIF

7474.GIF7475.GIF

7476.GIF7482.GIF

7486.GIF7489.GIF

7490.GIF7492.GIF

7493.GIF7495.GIF

74121.GIF74122.GIF

74123.GIF74125.GIF

74132.GIF74141.GIF

74148.GIF74164.GIF

74174.GIF74190.GIF

74191.GIF74192.GIF

74LS241.GIF74LS242.GIF

74LS243.GIF81LS95.GIF

81LS97.GIF74C85.GIF

74C175.GIF74C163.GIF

Family TTL   Stitching TTL Family C.MOS
Stitching C.MOS     
Return to the synopsis To contact the author High of page

 

Click here for the following lesson or in the synopsis envisaged to this end. Haut de page High of page
Preceding page Following page

 

 

     

Daniel